L Number	Hits	Search Text	DB	Time stamp
1	666	CMOS and ( sidewalls same (etch\$3 with plasma ))	USPAT; US-PGPUB	2002/03/20 15:42
2	631	(CMOS and ( sidewalls same (etch\$3 with plasma ))) and @ad<20000518	USPAT; US-PGPUB	2002/03/20 15:42
3	160	((CMOS and ( sidewalls same (etch\$3 with plasma ))) and @ad<20000518) and PMOS and NMOS	USPAT; US-PGPUB	2002/03/20 15:43
4	33	(((CMOS and ( sidewalls same (etch\$3 with plasma ))) and @ad<20000518) and PMOS and NMOS) and (width with	USPAT; US-PGPUB	2002/03/20 15:48
5	33	sidewalls) ((((CMOS and ( sidewalls same (etch\$3 with plasma ))) and @ad<20000518) and PMOS and NMOS) and (width with sidewalls)) and ( sidewalls with ( oxide or nitride))	USPAT; US-PGPUB	2002/03/20 15:48

DOCUMENT-IDENTIFIER: US 6020231 A TITLE: Method for forming LDD CMOS

¥

## SSPR:

A limitation with an LDD structure for a conventional CMOS device is sidewall spacer dimensions are often difficult to control as device geometry decreases. For example, the gate electrode of the conventional device is about 1 micron and below. Accordingly, the sidewall spacers include a corresponding width of about 0.2 micron and less. A conventional fabrication technique for forming such sidewall spacer is by way of CVD formation of an oxide layer, and a subsequent step of anisotropic etching, typically either reactive ion etching or plasma etching. The step of anisotropic etching is often extremely difficult to control accurately, at the smaller dimensions, thereby causing a large variation in spacer widths. The large variation in spacer widths creates devices with differing switching characteristics, which is clearly an undesirable result.

## DEPR:

By way of the present thermal oxide layer, no reactive ion etch or plasma etch technique need be performed to fabricate the sidewall spacers of the conventional device. In addition, the present thermal oxide layer provides for an effective channel length of a transistor of about 0.5 microns and less and preferably about 0.35 microns and more preferably 0.25 microns and less. Of course, the dimensions used for each particular device depends upon the particular application.

03/20/2002, EAST Version: 1.02.0008

	-					30	3000	Potential Charles	rotaeval	S	ပ	٥	2	4	2
	<u> </u>	U 1 Document ID	Issue Date	Pages	Title	Current OK	Current Arker	Retrieval Cidsoll	ionia.	┪	,	†	+	4	4
_			20000808	26	Method for forming LDD CMOS using double spacers and large-tilt-angle ion implantation	257/344	257/204 257/2015 257/307 257/336 257/336 257/336 257/346 257/351 257/367 257/367 257/367 257/367		Wang, Chih-Hsien , et al.			П			
			20000201	14		438/228	438/231 438/302 438/595		Wang, Chih-Hsien , et al.						